Thermal management of high power semiconductor lasers and laser arrays is demanding and challenging due to the low thermal conductivity of the laser substrate and active device layers. In this work, metal heat spreaders of high thermal conductivity directly electroplated on the semiconductor lasers is investigated to improve the laser performance by avoiding the use of low thermal conductivity interface materials and thus reduce the thermal resistance of the lasers. Copper heat spreaders with different sizes are directly electroplated on the structures that mimic edge-emitting semiconductor lasers. The size effect of these heat spreaders is experimentally demonstrated through comparison with reference samples. A two-dimensional analytical model is developed to verify the thermal resistance experimental data. The results from the model fit the experimental data very well.
The thermal characteristics and thermal management of semiconductor lasers have been investigated by various researchers [7] [8] [9] [10] [11] [12] [13] [14] . Most of these works in thermal management use the configuration of junction-side-down mounting to spread the heat out, either passively through high thermal conductivity substrates [7] [8] [9] [10] [11] 13] or actively through integrated microchannel cooling systems [12, 14] . The laser is bonded to the heat spreader through relatively low thermal conductivity solder materials, which can limit the performance of the laser [7, 13] . In this work, the use of copper heat spreaders directly plated on top of the laser is proposed to reduce the thermal resistance between the active heating region of the laser and the external cooling system. With its high thermal conductivity, an electrochemically plated copper heat spreader eliminates the use of the low thermal conductivity interface materials between the laser bar and the heat spreader, thus avoiding the bonding process and the interface imperfections generated in the soldering process. For example, voids in the soldering layer have been found to give rise to hot spots and therefore increase the thermal resistance [8] . 
DESIGN AND FABRICATION
We aim at mimicking edge emitting laser structures [15] , including high-power quantum-well edge-emitting lasers and quantum cascade lasers [16] . In the quantum-well based edge-emitting lasers, cladding layers are used to confine the carriers and the light. These cladding layers are typically made of alloys that have low thermal conductivity. Heat is generated both in the cladding layers by resistive heating and in the active region by the nonradiative recombination. In quantum cascade lasers, thick superlattice structures are used as the lasing region, which experiences both resistive heating and nonradiative recombination heating. The superlattice structures have even lower thermal conductivity than their equivalent alloys, leading to more severe heating problems in quantum cascade lasers [17] .
As shown in Fig. 1 , a test structure is designed in this work to model the thermal characteristics of semiconductor lasers and also test the effectiveness of the integrated plated copper heat spreaders. In such a design, a meander-shaped heater stripe is embedded between two dielectric layers that have low thermal conductivity. By controlling the thickness of the dielectric layers, their thermal resistance can be matched to that of actual laser device layers. The heater also serves as a resistive thermometer to measure the temperature rise under different heating power conditions. Figure 2 shows the fabrication process flow of the electroplated copper heat spreader structure. A GaAs wafer is chosen as the substrate because many semiconductor lasers are built on this material. Other substrate materials for semiconductor lasers, such as GaSb, have similar thermal properties. Test samples with Si as substrate also are fabricated in the same way for comparison. After the initial cleaning steps, a one-micron thick dielectric layer (silicon nitride or silicon dioxide) is deposited by a plasma enhanced chemical vapor deposition (PECVD) method in multiple steps. This 1µm dielectric layer serves to mimic the low thermal conductivity device layers in semiconductor lasers with comparable thermal resistance. The multi-deposition of dielectric layers is needed to reduce the number of pinholes and thus ensure the metallization test pattern is electrically insulated from the substrate [18] . Since our experimental measurement makes use of the linear temperature-resistance relation of the metallic heater, any current leakage between the test pattern and the substrate can easily ruin the measurement.
After the first dielectric layer deposition, the first photolithography step is performed to define the metallic heaters. A multilayer (Ti/Pt/Au/Ti=200Å/300Å/1500Å/ 200Å) is deposited by electron-beam evaporation and followed by lift-off to form the heaters. The first thin titanium layer is an adhesion layer for gold to the underlying dielectric layer. The platinum layer serves as a diffusion barrier to gold. The topmost titanium layer is intended to improve the adhesion of the top PECVD dielectric layer to be deposited later. After the lift-off process, another 1µm PECVD dielectric layer is deposited as an insulation layer. This layer also serves to mimic the top cladding or superlattice layers in real semiconductor lasers. Another photolithography step is then performed to open electrical contact pads through the second dielectric layer by reactive ion etching (RIE). After the opening of electrical contact pads, a seed layer (Ti/Cu/Ti=300Å /6000Å/300Å) for future copper plating is deposited by electron-beam evaporation. The copper seed layer is of sufficient thickness to ensure uniform plating across the entire 2-inch wafer with minimal resistivity effects. The first titanium layer is an adhesion layer of copper for the underlying dielectric layer, and the second serves as adhesion layer for the thick photoresist to be spun-on later. The top layer of titanium is also used to prevent oxidation of the copper seed film during subsequent processing steps leading up to copper electroplating. Figure 1, Schematic illustration of the test structure used for evaluating the effectiveness of the integrated heat spreaders for high power semiconductor lasers. The meander-shaped microheater stripe is embedded between two dielectric layers. High thermal conductivity copper is deposited on top of the structure to serve as heat spreader.
After the seed layer deposition, negative thick photoresist NR9-8000, from Futurrex, Inc., is applied to achieve thick plating molds. Photoresist molds thicker than 100µm have been obtained with single spin and double spin methods [19] . After development with Futurrex RD6 developer, the thick NR9-8000 mold can be optionally thermally cured to achieve increased resistance to chemical attack. However this cure results in the distortion/shrinkage of the pattern, which substantially decreases the height of the film as well as compromise the sharpness of the sidewalls. The structures described in this work use a NR9-8000 mold that is not thermally cured prior to electroplating; the detailed trade-off between photoresist cure and feature distortion/shrinkage is not examined in this work.
After patterning the photoresist mold, the topmost titanium layer is removed by a quick dipping into dilute buffered-oxide-etchant (BOE) to expose the thick copper seed layer. After a deionized water rinse of the samples, a short ultrasonic treatment in deionized water is needed to remove the entrapped air and to ensure intimate contact between the solution and the seed layer during plating.
Copper electroplating is performed using a commercially available acid copper plating solution (Technic Copper RTU-type). The size of the copper anode is designed to be about 5cm by 5cm, so that the ratio of the anode to cathode area is about 1:1. At the beginning of the electroplating, the DC current is set to a low value and increased stepwise slowly, in order to ensure uniform copper plating. The slow current ramping also ensures that the wetting agent in the bath adheres to the top of cathode to provide good surface wetting, which aids in bubble prevention. Stresses in the plated copper are also minimized by starting with small plating current [20] . The plating current density is limited to 20mA/cm 2 , yielding an approximate deposition rate of 0.4-0.5µm/min. It takes about three hours to plate an 80µm thick copper in the mold. After plating is complete, the NR9-8000 photoresist mold is completely removed in an acetone bath.
Electrical isolation of the electroplated heat spreaders is achieved by etching away the seed layers. A brief dip in dilute BOE is performed to remove the two titanium layers separately. A dilute nitric acid bath together with citric acid (C 6 H 8 O 7 ·H 2 O) is used to remove the copper seed layer. The citric acid is believed to reduce the etch rate of copper in nitric acid and to reduce the non-uniformity of the finished copper surface [21] .
After dicing the wafers into small individual samples they are ready for testing.
EXPERIMENTAL DATA
Experiments are performed with two kinds of test samples, one with copper heat spreaders (as shown in Fig.  2 , step 9, "device sample") and another without, but all other structure layers are identical (Fig. 2, step 4 , "reference sample"). The latter serves as a reference to gauge the effectiveness of the plated copper heat spreader. The measurements are divided into two steps. The first step is to characterize the temperature coefficient of resistance (TCR) of each sample under a low current loading. The second step is to measure thermal resistances of the samples under the junction-side-up mounting configuration. Before experiments, all the samples are junction-side-up mounted on a copper heat sink (4" diameter, 1" thickness) with a thin thermal grease layer. A fine type-K thermocouple is attached in close proximity to the sample on top of the copper sink. This type-K thermocouple is used to determine heater temperature during the TCR calibration and also to measure the temperature at the sample bottom surface during thermal resistance measurement.
TCR of all the samples are calibrated by measuring electrical resistances of the metallic heaters using the four-probe method while they are heated in an isothermal environment to different temperatures. The thermal resistance measurement is performed by passing a current through the heater. The metallic heater is heated electrically and its resistance increases with the increasing temperature. The resistance and heating power is determined by measuring the current and voltage drop across the heater from the four leads. Knowing the TCR from the first measurement step, the heater temperature can be determined from its resistance. The temperature of the sample bottom surface is measured at the same time by the type-K thermocouple. The thermal resistance of the heat spreader test sample is then determined. Figure 3 shows a typical set of such experimental data. The numbers indicated in the figure are scaling factors that are defined as the ratio of the heat spreader width divided by the metallic heater width. Slopes of the curves give thermal resistances of the test samples, defined as Figure 4 shows the thermal resistance experimental data of GaAs samples with heat spreaders of different widths. The heater area of GaAs samples is 750µm×120µm and the thickness of the copper heat spreaders is about 80µm. Test samples with Si as substrate are also fabricated and tested. Figure 5 shows thermal resistance data of Si samples with heat spreaders of different widths. The heater area of these samples is 360µm×100µm and the thickness of the heat spreaders is also about 80µm. The dielectric layers used in Si samples are PECVD silicon dioxide, which is different from silicon nitride layer deposited on GaAs samples. The silicon dioxide is found to work better as an insulator layer. In both figures, the reference sample data is included for comparison.
As seen from Fig. 4 and Fig. 5 , the thermal resistances of the device samples are strongly reduced by the top plated copper heat spreader. Most of the heat generated in the heater region flows up to the plated copper layer, spreads out, and then flows down through the test structure over a large area. Most of the benefit comes from the first few scaling factors. With a heat spreader scaling factor of 5, the thermal resistances of both GaAs and Si test samples reduce about 50% with junction-side-up mounting configuration.
MODELING
A two-dimensional analytical model to calculate the thermal resistance of the test structure is developed in this work. In this model (as shown in Fig. 6 ), no heat escapes through the sides, ends, or top of the test structure. The bottom of the substrate is maintained at a constant temperature. Heat ( Q ) is generated uniformly and steadily in the planar meander-shaped heater. Part of the heat ( ) goes down directly through the bottom dielectric layer and the substrate into the heat sink; the rest ( 
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